The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for DPDK Summit 2026 to participate in the sessions. Please go to the event registration page to purchase a registration.
Please note: This schedule is automatically displayed in Central European Time.To see the schedule in your preferred timezone, please select from the drop-down at the bottom of the menu to the right.
The schedule is subject to change.
Sign up or log in to add sessions to your schedule and sync them to your phone or calendar.
In this presentation, we will explore the application of header-data split in zero-copy mechanisms within a disaggregated userspace protocol stack to improve performance and multi-tenant memory safety. We focus on two key points: 1. Performance Optimization a. Zero-Copy: Achieve zero-copy between the application and the NIC, reducing latency and saving CPU resources. b. Cache Efficiency: By applying HDS, the userspace stack only loads the protocol headers, reducing cache pollution and making protocol parsing faster. c. Cross-Socket Access: Headers and payloads can reside on different sockets, eliminating the need for remote data access by applications. 2. Memory Permission Isolation a. Memory Sharing and Safety: Each application creates memory pool and shares it with the userspace stack. Only read permission is retained in userspace stack after registration on device. b. Fault Containment and Protection: In the event of memory exceptions in either the application or the userspace stack, their operational stability remain unaffected. Through detailed design, we have enhanced the performance and safety. Attendees will get an in-depth look at the practical application.
A kernel network engineer at ByteDance, currently focusing on user-space protocol stacks, kernel networking. We provide high-performance, cost-effective, and stable network services for data centers.
Physical AI systems demand ultra‑low‑latency transport of rich sensor data from the edge to centralized AI compute. This talk showcases a DPDK‑based sensor bridge using NXP i.MX processors as NVIDIA Holoscan Sensor Bridge endpoints, delivering deterministic, zero‑copy perception pipelines. It highlights how DPDK unlocks a new class of real‑time workloads for robotics, industrial vision, and Physical AI.
